Abstract: Recently, LED (Light Emitting Diode) becomes to be useful to apply for the lightening sources in various electric systems since the power is less consumed with high efficiency, and the size and the weight of LED are small and light, respectively. The LED is derived with constant current and SMPS (switching mode power supply). It is necessary for the industries to improve the power factor (PF) and to design the operational circuit for the development of LED to reduce the power loss in the application of LED lightening. In this paper, a methodology to improve the PF of high power LED module is presented.
INTRODUCTION
An LED (Light Emitting Diode) is a semiconductor device[l] which converts electric energy to a light source when a voltage is applied. LEDs are commonly used in our daily life, for example, an indicator lamp or collar display of a general electric apparatus [2, 3] . A merit and feature of LEOs is that energy waste due to heat losses is low since LEOs generate less heat than existing light bulbs. In addition, LEDs are expected to be used in a broader range of applications and replace light sources used in our daily life since LEDs can be made smaller and lighter, and have excellent endurance and a semi -permanent life span.
However, the LED deriving circuit needs to improve the power factor (PF) in order to operate the high power module efficiently, and to reduce the power loss in the applications.
POWER FACTOR MODELING IN SMPS
In order to simulate Power Factor (PF) [4] The PF is computed in Eq. (1) The duty cycle of input current is dependent on the oscillation frequency, the deriving current, and the inductor in the free wheeling circuit for PWM-IC. As shown in Fig. 3 , the PF's increase as the duties of Dl and D2 increase. The verification circuit for PF is designed in Fig. 4 . For an example, the current pulse is generated from Dl = 0.3, 120 Hz and D2 = 0.99, 100 Khz. The voltage of V2 is calculated in Eq. (2)
The current flowing across 1 Q is proportional to the sense voltage. The time constant of RC, which is required to prevent the voltage of V2, becomes to 0.01 jl sec since the resistance of resistor and the capacitance of capacitor are 0.0 I jl Q and I F, respectively.
SIMULATION AND IMPLEMENTATION
The frequency of 60 Hz and the phase delay of 63° is applied to the full bridge rectifier circuit since the phase of 63° makes the current wave centered at the internal voltage. Then, the PF is measured after attaching the measurement module of PSIM [5] to the output terminal of the full bridge rectifier when D 1 is 0.3 and D2 is 1. The PF is 0.77 in Fig. 6 , which is satisfied with the result calculated theoretically in Eq.
(2), which is derived from Eq. (1).
For HV99 10BDB(HV99 lOB) [6] using D2 = 0.0 1 and switching frequency of 47 Khz, the PF is obtained as 0.28 [7] . When the PFC (Power Factor Correction) is added to HV9910, the PF is improved to 0.5 [7] . The 
In addition, the PF is improved due to charging capacitor when the current flowing in the inductor of 500 jl H goes through the diode. In order to improve the better PF, the noise filter being composed of one inductor and two capacitors is additionally needed in 
, ... .. As shown in Fig. 7 , the implementation is accomplished by using of HV991 0 with PFC and noise filter. The input gate voltage (V-Gate) applied is 12 V, and the current variation ratio is theoretically computed as 3.6 kA/sec. in Eq. (5) when Rs is 5.3 12 and L is 3.3 mHo diet) = VGate = 3.6 kA/sec. It is checked that the current variation rate depends on values of the resistor and/or the inductor. It is also shown that the gate ofFET is off when the voltage of VRs reaches to 250 m V. The measured current variation rate is somewhat different from the theoretical one, but the rate can be consistent by changing values of the resistor and the inductor. 
